Part Number Hot Search : 
TDA381 SE5205A PD703313 ST485ACN 1N5253 MBRD3150 5019MTC MB89538H
Product Description
Full Text Search
 

To Download CDB5333 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 CDB5333 Evaluation Board for CS5333
Features
l Demonstrates
Description
The CDB5333 evaluation board is an excellent means for quickly evaluating the CS5333 24-bit, stereo A/D converter. Evaluation requires a digital signal analyzer, an analog signal source, and a power supply. Also included is a CS8404A digital audio interface transmitter which generates AES/EBU, S/PDIF, and EIAJ-340 compatible audio data. The digital audio data is available via RCA phono and optical connectors.
recommended layout and grounding arrangements l CS8404A generates AES/EBU, S/PDIF, and EIAJ-340 compatible digital audio l Requires only an analog signal source and power supplies for a complete Analog-toDigital-Converter system
ORDERING INFORMATION CDB5333 Evaluation Board
$1$/2*
A,1387
CS5333
CS8404A AES/EBU S/PDIF TRANSMITTER
S/PDIF OUTPUT
I/O FOR CLOCKS AND DATA
Preliminary Product Information
P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com
This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.
Copyright Cirrus Logic, Inc. 2001 (All Rights Reserved)
JUL `01 DS520DB3 1
CDB5333
TABLE OF CONTENTS
1. 2. 3. 4. 5. 6. CDB5333 SYSTEM OVERVIEW .............................................................................................. 3 CS5333 ANALOG TO DIGITAL CONVERTER ........................................................................ 3 CS8404A DIGITAL AUDIO TRANSMITTER ............................................................................ 3 INPUT/OUTPUT FOR CLOCKS AND DATA ........................................................................... 3 POWER SUPPLY CIRCUITRY ................................................................................................. 3 GROUNDING AND POWER SUPPLY DECOUPLING ............................................................ 3
LIST OF FIGURES
Figure 1. System Block Diagram and Signal Flow .......................................................................... 5 Figure 2. Analog Audio Input........................................................................................................... 6 Figure 3. CS5333 ............................................................................................................................ 7 Figure 4. Reset Circuit..................................................................................................................... 7 Figure 5. Level Shifters ................................................................................................................... 8 Figure 6. I/O for Clocks/Data........................................................................................................... 9 Figure 7. CS8404A Digital Audio Interface...................................................................................... 9 Figure 8. Digital Audio Output ....................................................................................................... 10 Figure 9. Power Circuit.................................................................................................................. 11 Figure 10. Top Layer Silkscreen ................................................................................................... 12 Figure 11. Top Layer ..................................................................................................................... 13 Figure 12. Bottom Layer................................................................................................................ 14
LIST OF TABLES
Table 1. System Connections ........................................................................................................ 4 Table 2. CDB5333 Jumper and Switch Settings ............................................................................ 4
Contacting Cirrus Logic Support
For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/
Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, including use of this information as the basis for manufacture or sale of any items, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and by furnishing this information, Cirrus Logic, Inc. grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights of Cirrus Logic, Inc. Cirrus Logic, Inc., copyright owner of the information contained herein, gives consent for copies to be made of the information only for use within your organization with respect to Cirrus Logic integrated circuits or other parts of Cirrus Logic, Inc. The same consent is given for similar information contained on any Cirrus Logic website or disk. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.
2
DS520DB3
CDB5333
1. CDB5333 SYSTEM OVERVIEW
The CDB5333 evaluation board is an excellent means of quickly evaluating the CS5333. The CS8404A digital audio interface transmitter provides an easy interface to digital audio signal analyzers including the majority of digital audio test equipment. The CDB5333 schematic has been partitioned into 8 schematics shown in Figures 2 through 9. Each partitioned schematic is represented in the system diagram shown in Figure 1. Notice that the system diagram also includes the interconnections between the partitioned schematics. er, J6. The schematic for the clock/data input/output is shown in Figure 6. The CDB5333 allows some flexibility as to the generation of the clocks. When in slave mode, the MCLK, SCLK, and LRCK must be provided via the header, J6. When operating the CS5333 in master mode, MCLK is generated from the on board oscillator, Y1. This oscillator is socketed to allow other frequency oscillators to be used.
Note: When providing MCLK externally, the on board oscillator must be removed.
5. POWER SUPPLY CIRCUITRY
Power is supplied to the evaluation board by four binding posts (GND, +5 V, VA, VL), see Figure 9. The +5 V input supplies power to the +5 V digital circuitry (+5 V) and the amplifiers (VAA_+5 V), while the two +1.8/+3.3 V inputs supply power to the VA and VL pins of the CS5333 and to the level shifter circuits.
2. CS5333 ANALOG TO DIGITAL CONVERTER
A description of the CS5333 is included in the CS5333 datasheet.
3. CS8404A DIGITAL AUDIO TRANSMITTER
The system generates and encodes standard S/PDIF data using a CS8404A Digital Audio Transmitter, Figure 7. The outputs of the CS8404A are RS422 compatible differential line drivers. The CS8404A data format has been configured for I2S. A description of the CS8404A is included in the CS8404A datasheet.
Note: The CS8404A can not be the clock source for the board
6. GROUNDING AND POWER SUPPLY DECOUPLING
The CS5333 requires careful attention to power supply and grounding arrangements to optimize performance. Figure 3 details the power distribution used on this board. The decoupling capacitors are located as close to the CS5333 as possible. Extensive use of ground plane fill in the evaluation board yields large reductions in radiated noise.
4. INPUT/OUTPUT FOR CLOCKS AND DATA
The evaluation board has been designed to allow interfacing to external systems via the 10-pin head-
DS520DB3
3
CDB5333
CONNECTOR +5 V VA VL GND Left Audio In Right Audio In Optical Output Coax Output
INPUT/OUTPUT Input Input Input Input Input Input Output Output + 5 Volt power
SIGNAL PRESENT + 1.8 to + 3.3 Volt power for the CS5333 + 1.8 to +3.3 Volt power for the CS5333 Ground connection from power supply Analog input left channel Analog input right channel Digital audio output Digital audio output
Table 1. System Connections
JUMPER / SWITCH J3 J4 J5
PURPOSE
POSITION
FUNCTION SELECTED Master: High Rate mode Slave: MCLK divide Master: Base Rate mode Slave: NA Left Justified, up to 24-bit data I2S, up to 24-bit data MCLK goes straight to CS8404A MCLK divided by two prior to CS8404A MCLK divided by four prior to CS8404A CS5333 in Master mode CS5333 in Slave mode -
MCLK divide/Mode select HI *LOW Data format select MCLK divider for the CS8404A Master/Slave select for CS5333 Input/Output for clocks/data Reset for the CDB5333 * denotes default factory settings HI *LOW DIV1 *DIV2 DIV4 *HI LOW -
J7 J6 S1 Notes:
Table 2. CDB5333 Jumper and Switch Settings
4
DS520DB3
DS520DB3
RESET CIRCUIT FIG 4 CS8404A CS5333 SHIFTER FIG 3 FIG 5 LEVEL DIGITAL AUDIO INTERFACE DIGITAL OUTPUTS FIG 8 FIG 7 I/O FOR CLOCKS AND DATA FIG 6
ANALOG
INPUTS
FIG 2
CDB5333
Figure 1. System Block Diagram and Signal Flow
5
6
CDB5333
DS520DB3
Figure 2. Analog Audio Input
CDB5333
Figure 3. CS5333
Figure 4. Reset Circuit
DS520DB3
7
CDB5333
Figure 5. Level Shifters
8
DS520DB3
CDB5333
Figure 6. I/O for Clocks/Data
Figure 7. CS8404A Digital Audio Interface
DS520DB3
9
CDB5333
Figure 8. Digital Audio Output
10
DS520DB3
CDB5333
Figure 9. Power Circuit
DS520DB3
11
12
CDB5333
Figure 10. Top Layer Silkscreen
DS520DB3
DS520DB3
CDB5333
Figure 11. Top Layer
13
14
CDB5333
DS520DB3
Figure 12. Bottom Layer
* Notes *


▲Up To Search▲   

 
Price & Availability of CDB5333

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X